微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > 微电子学习交流 > KT猎头代招-IC design/ verification

KT猎头代招-IC design/ verification

时间:12-12 整理:3721RD 点击:
公司为美资公司,专注于STB和DTV产品,并保持领先,职位从资浅到资深都有,薪资180k-300k+都可以,根据资历以及技术背景来定,工作地点在上海,请有兴趣的朋友和我联系
MSN/Mail:utopia.chen@hotmail.com
职位一
Sr./staff ASIC Desing Engineer
Job Duties:  
Responsible for DTV/STB multi-format video codec hardware module development and support. This video codec hardware core will worked together with embeded MIPS/ARM CPU to implement real-time high-definition encoding, decoding and transcoding functions of input bitstreams or video sequence.
Qualifications:  
B.S/M.S degree in Computer Science or Micro-electronics or equivalents
Be familiar with design flow for ASIC chip design, skillful in RTL coding, synthesis and timing analysis
Be Familiar with video compression/decompression algorithms and multimedia applications.
Good knowledge in embedded system design.
Team player and self-driven.
Fluent in written and spoken English.
Any of the followings will be a good plus and preferred:
Have 4+ years experience in hardware development for video decode/encode or related projects.
Have skills in FPGA development
Skillful in C/C++ programming language.
Have certain knowledge on SoC HW and DSP.
职位二
Sr IC Design Engineer (Demodulator)
As a IC Design engineer, you will work in a highly innovative and motivated design team on next generation demodulator IP/Standalone chip development includes:
- Preparation and review of functional and design specification
- Implementation Spec and micro architecture definition based on the matlab, C or SystemC model
- Coding of functionality with VHDL or Verilog
- Verification and simulation of needed functionality from block level to top level
- Synthesis/STA/Lint Check/Formal Check on given blocks
- Demodulator IP integration in SOC Chip
- Validation demodulator IP/Standalone Chip

Qualifications: (Education, Experience, etc.)
- Bachelors with 4+ ASIC related experience or masters degree with 2+ related experience
- Programming skills in VHDL, Verilog, C/C++ and any script language (such as unix shell, tcl, perl etc)
- Expertise in logic block designs, simulation, synthesis and static timing analysis
- Working knowledge of telecommunication and demodulator is a good plus
- Good communication, learning skills,
- Fluent in spoken and written English
职位三
ASIC CAD Engineer        

Description of the Role / Responsibilities:
Participate in the design and implementation of the leading edge ASIC chip.
Your focus is on design flow
Ensure the design methodology correct and improve automation and productivity. The main flow steps include:
FE: Synthesis, Simulation, STA, Design Check and memory compiler etc.
BE: Place and Routing, Physical verification, Signal integrity, Power analysis etc.
Another important part of the job is doing support to FE /BE team.
When they have a real design issue and can’t solved by themselves, you may be asked to jump in for debug and find a solution. Usually you will work with EDA vendors on such case.
Responsibilities besides support project work also include interfacing with other implementation experts across different development locations, and driving the continuous improvement of advanced implementation methods to Trident digital TV and Set-Top-Box projects teams.  
Experience and Skills Required:
Essential
    Major in Electronic Engineering or Computer Science.
    Master (or Bachelor 2+ years related experience)
    Strong programming skill with one or more following items( Perl,Tcl, C/C++ etc).
    Experience with industry standard development EDA tools and flow.  
FE engineer: DC, RTL Compiler, PT, Conformal LEC, NC. VCS
BE engineer: SOC encounter, Apache Redhawk etc.
    Good written and fluent oral English.
    Good communication skills and team work.

Desirable
    Real ASIC project experience as a FE or BE designer is a plus.
职位四
Senior Verification Engineer
Job Responsibilities:
1. Apply specialist skills and knowledge in both hardware and software to perform Pre-Silicon verification tasks for complex Digital Media Processor SOC devices
2. Perform co-verification of processor models and RTL including application software and firmware verification
3. Develop verification strategies; evaluate and integrate cutting edge verification/emulation methodologies into the tool flow
4. Work with other cross functional teams in China and oversea to specify, verify and improve SoC quality and timeliness to production
Job Requirements:
1. 3 years or above experience in ASIC/complex SoC verification
2. Experienced in HDL languages, simulation tools and testbench design.
3. Experienced with C/C++ and script languages programming.
4. Master degree or above in EE or CS.
职位五
IC Logic Design Engineer
Job Duties:
Micro-architecture design, RTL coding, simulation and verification of the assigned graphics block; should be also responsible for the synthesis and timing check of the block.
Qualifications:(Educations, Experience, etc.):
1.Education: Master degree or above, major in Micro-electronic,EE, CS or related.
2.Experience: Have experience on SOC chip design.
3.Knowledge of/Skills and Abilities•Be familiar with IC logic design flow;•Have good skill in RTL coding, simulation, synthesis and static timing analysis;•Have strong hardware knowledge of computer architecture, Know-how in computer graphics is preferred;•GFX Chip design experience will be a good pls.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top