pp1s gps
时间：04-11
整理：3721RD
点击：
The following is the architecture of PLL
Input Reference -> PP1S from GPS receiver engine:time accuracy500ns
Phase Detector -> JK-Flipflop or other kind PD by FPGA
Loop bandwith filter -> narrow-band digital filter,bandwith is tunable,
DAC -> By FPGA Δ-δ DAC, PWM mode
VCO -> By high stable OCXO 10MHz
The questions are as follows,
1. what comparison frequency is better? 1Hz or 2KHz
2. which kind of Phase detector is better in this case?
3. How can I ensure that the PP1S output (from OCXO output Divided by 10M) is aligned with PP1S from GPS when the PLL is locked. In other words, the steady phase error is zero. Is this determined by the PD detector or the order of loop filter?
Input Reference -> PP1S from GPS receiver engine:time accuracy500ns
Phase Detector -> JK-Flipflop or other kind PD by FPGA
Loop bandwith filter -> narrow-band digital filter,bandwith is tunable,
DAC -> By FPGA Δ-δ DAC, PWM mode
VCO -> By high stable OCXO 10MHz
The questions are as follows,
1. what comparison frequency is better? 1Hz or 2KHz
2. which kind of Phase detector is better in this case?
3. How can I ensure that the PP1S output (from OCXO output Divided by 10M) is aligned with PP1S from GPS when the PLL is locked. In other words, the steady phase error is zero. Is this determined by the PD detector or the order of loop filter?
The SRS PRS10 is a cute litte Rubidium Frequency Standard that locks to 1PPS and generates 10MHz. I have one, it works great. Grab the manual and read how they do it:
http://www.thinksrs.com/products/PRS10.htm