CMOS RFIC layout considerations

hi, all
someone can give me some system guideline(books or article) about CMOS RFIC layout considerations? thanks

I dont know which book is completely on RFIC layout.

The guideline is normal put your sensative RF connections on top metal layer. Always be aware of parasitics. And post-layout simulation is usually necessary