HELP: CSL ( in VCO ) delay cell problem!
时间：04-09
整理：3721RD
点击：
I design a vco with the CSL delay cell problem,then what is the ratio of the w/l of input MOS and the w/l of diode-connected MOS, 2 to 4?
who can do me a favor?thank u.
who can do me a favor?thank u.