微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 请问,xilinx公司的kintex 7系列中PLL和MMCM的区别是啥?

请问,xilinx公司的kintex 7系列中PLL和MMCM的区别是啥?

时间:10-02 整理:3721RD 点击:
如题,有高手在么?

PLL是MMCM的子集~



   MMCM比PLL多了些什么功能?有没有一些文档介绍这些。O(∩_∩)O谢谢



   分别找PLL与MMCM的datasheet看看,应该能看出区别了



   好的。我去找找它们的datasheet看看。

不知道

没用过

参考以下链接:
https://forums.xilinx.com/t5/Welcome-Join/DCM-MMCM-and-PLL/td-p/654372
The DCM is a Digital Clock Manager - at its heart it is a Delay Locked Loop. This has the ability to deskew a clock, generate different phases of the clock, dynamically change the phase of a clock, generate related (2x) clocks, do clock division, and even generate clocks with harmonic relationships to the incoming clock. It was the only clock management block that existed in older technologies (up to Spartan-3 and Virtex-4).
In Virtex-5 and Spartan-6 the Phase Locked Loop (PLL) was introduced along with the DCM. The PLL is an analog clock management cell that can do almost everything the DCM can do with the exception of dynamic and fine phase shifting. However, it can do more precise frequency generation and can generate multiple different frequencies at the same time. It also has significantly better jitter performance than the DCM - particularly when doing frequency synthesis with large multipliers/dividers.
In Virtex-6 the MMCM - Mixed Mode Clock Manager - was introduced. This is a PLL with some small part of a DCM tacked on to do fine phase shifting (that's why its mixed mode - the PLL is analog, but the phase shift is digital). Thus the MMCM can do everything the PLL can do plus the phase shifting from the DCM. The V6 only had MMCMs.
In the 7 series, they have a combination of PLLs and MMCMs. Mostly this is so that there are more cells available for use (the PLLs are smaller, so they take less room on the FPGA die). Furthermore the PLLs are tightly bound to the I/O structures that are used for DDRx-SDRAM memory controllers (via the MIG).
As for the number of them, that is determined by the size of the device. Look at the Product Table for the device you are using - it will tell you what is in the CMT (Clock Management Tile) and how many of them are available in your device.
Avrum

8楼这儿解释的很清楚,谢谢

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top