微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 请问ISE 中fifo编译MAP警告怎么消除?

请问ISE 中fifo编译MAP警告怎么消除?

时间:10-02 整理:3721RD 点击:
WARNINGack:2874 - Trimming timing constraints from pin
   gtx_module_inst/gtx_to_fifo_ip_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   gtx_module_inst/gtx_to_fifo_ip_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tie
   sig
WARNINGack:2874 - Trimming timing constraints from pin
   gtx_module_inst/gtx_to_fifo_ip_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   gtx_module_inst/gtx_to_fifo_ip_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tie
   sig
WARNINGack:2874 - Trimming timing constraints from pin
   gtx_module_inst/gtx_to_fifo_ip_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   gtx_module_inst/gtx_to_fifo_ip_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tie
   sig
虽然它们不影响设计性能,但是有消除此类警告的需求。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top