微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > LATTICE FPGA 编译到MAP Design这一阶段出现错误,请帮忙分析下,谢谢各位大侠啦

LATTICE FPGA 编译到MAP Design这一阶段出现错误,请帮忙分析下,谢谢各位大侠啦

时间:10-02 整理:3721RD 点击:
错误为
error - map: DESIGN doesn't fit into device specified

代码编译用到的资源量,超过了你所选择的器件

It means that you are more resources than the part has

It is a nice document but is in Chineese language .Any idea where to find the english version?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top