ruggedness pa
thanks a lot.
When trying to put full power into a load with an SWR of 10:1 at all angles, the amplifier is not damaged and then when putting power into a 1.0 SWR load the performance parameters still meet the specifications.
thanks for flatulent.
I have another question, that is, Does the ruggedness characteristic can be simulated in a simulator? e.g. in @ds. if can, how to do it?
Under mismatched conditions a strong variation of the voltage and current occurs, due to change of the slope in the load line. The simulator can verify this excursion of voltage and current to see when it pass the breakdown limits.
so i can change the load value to make the output under mismatch and to see the variation of the voltage and current of the transistors ?
Yes
ruggedness pa 相关文章:
- How to generated different bit patterns in Cadence Virtuoso
- Efficiency of four fed patch antenna
- Metal patterns in PCBs
- Mounting GPS ceramic patch antenna (Passive) on double sided PCB
- Simulating digital part in ADE Cadence Virtuoso
- Difference in the reactive part between loadpull simulation and large signal sparams
