About on-wafer inductor testing and deembedding
And I find out that for the open structure, the (-Y12) which denotes the 2 port coupling and substrate leakage is a negative value rather than a positive one, which is a main reason for the Q factor error. but how it comes?
can anyone help me? thanks!
It seems parasitic oscillation.
then what's the condition of parasitic oscillation? I have several "open" layout for different devices, but it all happens.
Here are a couple of interesting articles that relate to this subject:
1. Rob Groves, Jing Wang, Lawrence Wagner and Ava Wan, "Quantitative Analysis of Errors in On-Wafer S-Parameter De-embedding Techniques for High Frequency Device Modeling," IEEE Bipolar/BiCMOS Circuits and Technology 2006, October 2006.
2. J. C. Rautio, and R. Groves, "A potentially significant on-wafer high-frequency measurement calibration error," IEEE Microwave Magazine, December 2005, pp. 94 - 100.
Good luck,
--Max
Thank you guys. I'vd figured it out. The negative Y12 is a real phenomena, not testing error.
inductor wafer deembedding 相关文章:
- Distance between air coil inductors
- How is the maximum inductor value in a technology process is determined
- Transmission Line vs Lumped Inductor Choice in Distributed power Amplifier Design
- Why the inductor equation is different in this paper
- Why an input inductor required in all GPS LNA?
- How to realize inductor from transmission line (micro-strip and CPW lines)
