recommended pad spacing for rfic ciruits

We are designing a chip(this is a test chip) for the 900MHz. Is there a recommended pad spacing especially with respect to packaging considerations?

Thank you in advance

you need to design the package for low loss and wide band taking account of the material properties of dielectrics and metals etc.