微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > DC综合怎么处理特别大的模块

DC综合怎么处理特别大的模块

时间:10-02 整理:3721RD 点击:
好像有top-down和bottom-up两种方式,具体应该怎么处理?例如bottom-up,是先综合下层模块,然后上层模块综合的时候直接调用下层综合后的网表,并且将其设置为dont-touch类型,再对上层模块进行综合吗?
多谢指教!

对, 下层子模块存成ddc,用dc hier flow,子模块创建ilm , etm view给top ,

呃,这几个词都完全不懂……请问有没有啥资料讲这个的?看来需要系统学一下啊……

去synopsis 网站下载 dc RM scripts , hier flow即可,

谢谢!

您好,我目前在综合子模块 生成了ddc 然后再顶层调用了。 一个综合了两个字模块ddc,第一个导进去没问题 第二个报错误了。
Reading ddc file '/home/shyw/work/kp_0111/src/mo1.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 7 designs.

Loading db file '/home/shyw/work/test_module/db/sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db'
Current design is 'mo1'.
Loading link library 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c'
Reading ddc file '/home/shyw/work/kp_0111/src/mul.ddc'.
Error:'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)

Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)

不知道您遇见过这个问题没有。 说我的db库的名字有问题 我感觉没问题啊而且第一个ddc已经read成功了。应该没啥问题了啊。

小编,您好。 我最近在研究调用子模块综合,我有两个子模块需要综合,都综合成了ddc。然后顶层直接read_flie ***.ddc
第一个ddc读入没问题,第二个出现错误。log如下
Reading ddc file '/home/shyw/work/kp_0111/src/mo1.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 7 designs.
Loading db file '/home/shyw/work/test_module/db/sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db'
Current design is 'mo1'.
Loading link library 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c'
Reading ddc file '/home/shyw/work/kp_0111/src/mul.ddc'.
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)

Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)
Error: 'sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c.db:sc9tap_logic013_base_rvt_ff_typical_min_1p32v_0c' doesn't specify a unique library
Please use complete specification: full_file_name:library_name (UID-15)

不好意思,这个问题我也不太清楚,好久不用DC了……

不知道您是否还记得你当时bottom——up的时候。 a.vb.vc.vd.ve.vtop.v我先综合a.vb.v 综合完之后 出一个a.ddcb.ddc然后再次综合,这时读入 c.vd.ve.v top.v a.ddcb.ddc 但此时需要将a.ddcb.ddc设置为dont_touch。但是貌似上网看有什么端口。ilm等等这些东西。 我也没找到资料下载哈,,,



我把ddc岔开导入到dc中,就解决了这个问题,不知道为啥就没了 哎。

您好,求bottom_up编译方式的有关资料,谢谢

紫薯布丁

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top