微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > 求助 DC执行Error

求助 DC执行Error

时间:10-02 整理:3721RD 点击:
DC执行后报了下边的Error:
TOTAL
ELAPSEDWORST NEGSETUPDESIGNLVTH
TIMEAREASLACKCOSTRULE COSTENDPOINTPERCENT
--------- --------- --------- --------- --------- ------------------------- ---------
......
0:38:05426607.20.903466.27076.991.83
Error: Cell U5 (within bound "default") cannot satisfy placement constraints. (PSYN-1106)
麻烦帮忙分析一下是什么原因多谢。

这个cell被工具放在默认的bound里面了。检查一下你的bound的和blockage设置,是不是bound和blockage过多,cell摆不下了。附PSYN-1106解释。
NAMEPSYN-1106 (error) Cell %s cannot satisfy placement constraints.

DESCRIPTION
This error message occurs when a cell cannot be legally placed anywhere
in the design. Commonly, this is caused by conflicting hard move bounds
and blockages.Since the cell has no legal location, the coarse placer
ignored all blockages and any associated hard move bounds whenplacing
thiscell.If the cell is constrained by a hard move bound, the bound
may have been tool-generated and not user defined.Tool-generated hard
move bounds can have generic names such as "default".

WHAT NEXT
Analyzetheplacementconstraintsof the indicated cell to identify
sets of conflicting constraints such as hard move bounds andplacement
blockages.Experiment with deleting and adding subsets of these bounds
and blockages to find a set that does not overconstrain the cell.

谢谢回复。这个问题已经解决了,是Tech文件中设定的row高不对。
不过现在又发现一个问题DCG把u_CLKIN_gate cell的CLK端从接CLKIN改为接1‘b0了。
麻烦帮我分析一下是为什么?
详细信息:
DFT后网表:
TMEDFFQXHu_clk_od0 (.CLK ( CLKIN ) , .DATA ( RAM_EN_od_0_ ) , .Q ( clk_od0 ));
TMEDFFQXHu_clk_od1 (.CLK ( CLKIN ) , .DATA ( n829 ) , .Q ( clk_od1 ));
TMEGTDXLu_CLKIN_gate (.GCLK ( CLKIN_gate ) , .CLK ( CLKIN ) , .CEN
( TCMMODE_pos_neg ) , .SMC ( pp_SENGEN_CR4_CLKIN_SENG ));
DCG后网表:
TMEDFFQXH u_clk_od0 ( .DATA(n19650), .CLK(CLKIN), .Q(clk_od0) );
TMEDFFQXH u_clk_od1 ( .DATA(n20528), .CLK(CLKIN), .Q(clk_od1) );
TMEGTDXL u_CLKIN_gate ( .CEN(n11342), .SMC(n20200), .CLK(1'b0), .GCLK(
CLKIN_gate) );

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top