微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > DC constraint report: 这样的结果可以进行下一步了吗?

DC constraint report: 这样的结果可以进行下一步了吗?

时间:10-02 整理:3721RD 点击:
是否还需要修改或添加其他的约束?我现在做的这个是.13的,已经加了IOpad。很多设置都是凭感觉,望大家能给指点迷津。谢谢
****************************************
Report : constraint
Design : TOP_BIST
Version: H-2013.03-SP2
Date: Thu Apr 24 10:47:40 2014
****************************************


Weighted
Group (max_delay/setup)CostWeightCost
-----------------------------------------------------
CLK_PLL0.001.000.00
TC_CLKA0.001.000.00
in2out0.001.000.00
in2reg0.001.000.00
reg2out0.001.000.00
reg2reg0.001.000.00
default0.001.000.00
-----------------------------------------------------
max_delay/setup0.00

Total NegCritical
Group (critical_range)SlackEndpointsCost
-----------------------------------------------------
CLK_PLL0.0000.00
TC_CLKA0.0000.00
in2out0.0000.00
in2reg0.0000.00
reg2out0.0000.00
reg2reg0.0000.00
default0.0000.00
-----------------------------------------------------
critical_range0.00

Weighted
Group (min_delay/hold)CostWeightCost
-----------------------------------------------------
CLK_PLL (no fix_hold)0.001.000.00
TC_CLKA (no fix_hold)0.001.000.00
in2out (no fix_hold)0.001.000.00
in2reg (no fix_hold)0.001.000.00
reg2out (no fix_hold)0.001.000.00
reg2reg (no fix_hold)0.001.000.00
default0.001.000.00
-----------------------------------------------------
min_delay/hold0.00


ConstraintCost
-----------------------------------------------------
multiport_net0.00 (MET)
min_capacitance0.00 (MET)
max_transition273.66 (VIOLATED)
max_fanout1244.00 (VIOLATED)
max_capacitance1090.69 (VIOLATED)
max_delay/setup0.00 (MET)
sequential_clock_pulse_width0.00 (MET)
critical_range0.00 (MET)
max_area1193850.88
(VIOLATED)

自己顶。
坐等高手指教

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top