微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > dc 综合时min_capacitance violation

dc 综合时min_capacitance violation

时间:10-02 整理:3721RD 点击:
Hi, all,
I learned from the DC User Guide that the min_capacitance is a constraint set on an input or bidirectional port, however, the tool issued a min_capacitance violation when I try to constraint an output port with the following constraint:
set_load -max 10.0 [get_ports OUT_PORT1]
set_load -min 0.01 [get_ports OUT_PORT1]
and with no set_min_capacitance on any ports.
I checked the library and found that the library did have both the max & min capacitance constraint for the output pin of that cell:
max_capacitance: 145
min_capacitance: 10
and this indeed explain why DC issues an -9.99(0.01 - 10) min_capacitance negative slack, however, I couldn't figure out why the library have an min_capacitance constraint on an output pins of a certain cell, and how should I fix this violation. In my opinion, it's invalid to simply use set_load -min 10(or a higher value) [get_ports OUT_PORT1], how should I constraint the load on this output port OUT_PORT1
sincerely 3ks in advance.
BR,
henry

min_cap 我们之前都忽略了这类violation

好的,多谢哈.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top