微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > 微电子学习交流 > 美资WiFi芯片厂商Quantenna诚招Verification和Design eng

美资WiFi芯片厂商Quantenna诚招Verification和Design eng

时间:12-12 整理:3721RD 点击:
公司专注于高性能WiFi芯片研发,总部在Fremont,无锡和上海均有office.已融资近2亿美金,成熟产品热卖中,目前处于业绩冲刺期,发展前景可期.公司详情课查阅官网:
http://www.quantenna.com/
现有Design和Verification职位open.热烈期待高手加入.可将简历发至quantenna@yeah.net
JD如下:
**********************************
ASIC Design Engineer
**********************************
The Role:
· ASIC design and verification
· Work closely with the California teams
· Support chip tape out and bring up
Requirements:
· 3+ years experience in ASIC design
· BS in Electrical Engineering (or equivalent) is a must have, MSEE is desired
· System on Chip (SOC) Integration Experience, including AHB/AXI, CPU, Interface integration
· Experience with WIFI or related wireless technology (i.e. WIMAX, 3G, LTE, etc.) is a plus
· Experience with interfaces such as PCIe, Ethernet, DDR, USB
· Working knowledge of networking protocols such as TCP/IP, 802.3, 802.11
· Working knowledge of C programming language
· Experience with Medium Access protocols a plus
· Must be expert in Verilog RTL language
· Must be familiar with the ASIC design flow from RTL through synthesis, including the tool flow.
· Verification experience - Verilog, System-Verilog, Coverage Analysis
· FPGA emulation experience
· Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging
**********************************
ASIC Verification Engineer
**********************************
The Role:
1. ASIC design and verification
2. Work closely with the California teams
3. Support chip tape out and bring up
Requirements:
1. 3+ years experience in ASIC Verification
2. BS in Electrical Engineering (or equivalent) is a must have, MSEE is desired
3. System on Chip (SOC) Verification Experience, including AHB/AXI, CPU, Interface integration verification
4. Very familiar with verification languages – Verilog, System-Verilog, and VMM
5. Test plan and test case documentation
6. Functional coverage and code coverage analysis
7. Must be familiar with various scripting languages used in verification, including Perl, Csh, Make, etc.
8. Experience verifying interfaces such as PCIe, Ethernet, DDR, USB
9. Working knowledge of networking protocols 802.3 and 802.11, especially Medium Access Control and TCP/IP
10. Working knowledge of C programming language
11. Must be familiar with the ASIC verification flow from feature identification to test bench development and through final tape out sign-off
12. FPGA emulation experience a plus
13. Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging

招聘兼职吗,我朋友是清华大学微电子工程系硕士,专业能力很强,现某国企业上班,想挣点兼职收入。有意向联系13341050218。

现在才挤进来做WIFI能有什么前景

wifi处于快速增长期。不要以为十年前的wifi和现在的wifi是一样的。

wifi快速增长的原因是大公司把自家芯片打包推出平台化方案,这些公司是不会剩下多少肉给第三方公司的。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top