微波EDA网，见证研发工程师的成长！

首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > How do we design SRIO？

How do we design SRIO？

时间：10-02 整理：3721RD 点击：

Now I'm trying to implement SRIO in VIVADO, Do I need serdes product of FPGA?

No, you just needed to instance xilinx SRIO IP.

대답 2 # zhangbinsniper

Thanks

대답 2 # zhangbinsniper

Can I use GPIO of Xilinx to use SRIO interface? or need something special port?

上一篇：What is the fact of I3C more effective then SPI？
下一篇：How does HDMI implement with Xilinx board？

FPGA ASIC quartus Xilinx vivado verilog ALTERA CPLD 集成电路相关文章：

栏目分类

热门文章

Copyright © 2017-2020 微波EDA网版权所有

Top