微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > spyglass Read Design Read 出错

spyglass Read Design Read 出错

时间:10-02 整理:3721RD 点击:
SPYGLASS FAILED TO OPEN FILE
Hence, displaying the list of errors
0: ReportAbortReason  Fatal SpyGlass Aborted due to the following error : ERROR [38]    The architecture 'RTL' in library 'WORK' is out-of-date because it has been compiled earlier than the entity 'VECTOR_TOGGLE_SYNC' in library 'WORK'; Please recompile it.(entity(WORK.VECTOR_TOGGLE_SYNC) TimeStamp(Mon Jul 31 17:57:38 2017);architecture(WORK.CPRI2ETH_IN_SYNC.RTL) TimeStamp(Mon Jul 31 17:57:22 2017))
0: STX_VH_202 STX_VH_202 Syntax The architecture 'RTL' in library 'WORK' is out-of-date because it has been compiled earlier than the entity 'VECTOR_TOGGLE_SYNC' in library 'WORK'; Please recompile it.(entity(WORK.VECTOR_TOGGLE_SYNC) TimeStamp(Mon Jul 31 17:57:38 2017);architecture(WORK.CPRI2ETH_IN_SYNC.RTL) TimeStamp(Mon Jul 31 17:57:22 2017))

eth2rp_inst : entity work.RP301_ETH2RP(RTL)
这种例化写法是什么意思?
求指点。

这个是编译问题吧  建议你删除WORK目录 重新跑下spyglass



   感谢您的帮助。我是直接加的源文件跑的,没有在spyglass中建work库。你有关于spyglass使用的教程之类的东西吗?

我也就SOLD下的资料 你要的话可以留邮箱 我发给你



  万分感谢。478384034@qq.com

求大神解答

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top