微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 请教各位,错误在哪里?怎么改?

请教各位,错误在哪里?怎么改?

时间:10-02 整理:3721RD 点击:




quartus提示:
Error (10170): Verilog HDL syntax error at MP.v(149) near text "{";  expecting "}", or ","
Error (10170): Verilog HDL syntax error at MP.v(154) near text "{";  expecting "}", or ","
Error (10170): Verilog HDL syntax error at MP.v(161) near text "{";  expecting "}", or ","
Error (10170): Verilog HDL syntax error at MP.v(167) near text "{";  expecting "}", or ","
Error (10170): Verilog HDL syntax error at MP.v(175) near text "{";  expecting "}", or ","

提示你语法问题看不懂么?
438{0}之类是错误的,要么写成438‘h0,要么{438{1'b0}}

很明显语法错误,建议重新学习语法书

这类语法错误一般不是这行的错误就是前边代码有错误,建议检查一下,前边的code是否有遗漏“,”“{}”,之类的符号;

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top