微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 时钟约束 求解

时钟约束 求解

时间:10-02 整理:3721RD 点击:
Avoid clock convergence via multiple combinational paths as it can result in a
pulse. If clocks converge via multiple paths (combinational and sequential), then
it is important to disable the sequential path
上面这句话该如何理解?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top