微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > A problem when INCISIVE used in post-simulation.

A problem when INCISIVE used in post-simulation.

时间:10-02 整理:3721RD 点击:
>Recently,when I used INCISIVE to simulate my a design,the post simultion could pass in 200MHz,but failed in 220MHz.
>The main differences are the frequence (220MHz & 200MHz) and the irun order.
>In the 200MHz post-simulation, the irun order had "-access  rwc" and
>In the 220MHz post-simulation, the irun  order had "-access rw",others are the same.
>So I had been in a pullze about the result between "-access rwc" and "-access rw" and the tool's options.

i am also there

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top