微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > ddr3 IP核生成过程中master bank是什么意思?怎么选的?

ddr3 IP核生成过程中master bank是什么意思?怎么选的?

时间:10-02 整理:3721RD 点击:
Master bank:
Except System Clock bank, any bank in a given column of banks which are only within the vicinity can be selected as Master bank
A Master bank will always have VRN/VRP pins unused. Due to this in a given bank VRN/VRP pins will be reserved if it is selected as Master bank
All the Data group banks in the given column acts as Slave banks if a Master bank is selected in that column. The same is given in the generated UCF file 。
A master bank must be selected for each column if DCI cascade is to be used.
If VRN/VRP pins are utilized for pin allocation in a bank, the DCI cascading
feature must be applied to support DCI. In this case, a master bank must be
selected.
不知道为什么ml605的选了bank25,bank26不行吗?

bank25是不是那一列bank的中间bank?7系列DDR控制器选择的bank必须在同一列,地址控制bank必须是中间bank,估计你选用的器件有类似的要求,可以查看下MIG手册。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top