微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > system generator生产代码时出错

system generator生产代码时出错

时间:10-02 整理:3721RD 点击:
大家好,我ise安装的是14.2,MATLAB是R2012a,系统是win7。在用system generator生成HDL代码时,出现以下错误


请问,有可能是什么问题?要怎么解决?
是ise和matlab版本不搭配?还是win7不支持?


--------------------------------- Version Log ----------------------------------
Version                                 Path
System Generator 14.2                   D:/Xilinx/14.2/ISE_DS/ISE/sysgen
Matlab 7.14.0.739 (R2012a)              d:/Program Files/MATLAB/R2012a
ISE                                     D:/Xilinx/14.2/ISE_DS/ISE
--------------------------------------------------------------------------------
Summary of Errors:
Error 0001: Fatal Internal Error
     Block: 'DevelopFlow/Gateway In'
--------------------------------------------------------------------------------
Error 0001:
Reported by:
  'DevelopFlow/Gateway In'
Details:
An internal error occurred in the Xilinx Blockset Library.
Please report this error to Xilinx (http://support.xilinx.com),
in as much detail as possible. You may also find immediate help
in the Answers Database and other online resources at http://support.xilinx.com.
Since it is possible that this internal error resulted from an
unhandled usage error in your design, we advise you to carefully
check the usage of the block reporting the internal error. If
errors persist, we recommend that you restart MATLAB.
--------------------------------------------------------------------------------

建议你不要再用 sysgen  过于麻烦,容易错,错了又不知道错在哪儿,这工具很纠结。
直接verilog/vhdl 实现吧

高大上

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top