微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > Altera FPGA程序封装

Altera FPGA程序封装

时间:10-02 整理:3721RD 点击:
看过一些资料Xilinx的FPGA好像可以将程序封装成类似IP核或网表形式,不知道Altera的FPGA可以不?这个到底能否实现,或是那里有参考文献,给个链接,学习一下。
     谢谢!

有 自行百度QXP或VQM

Verilog Quartus Mapping File (.vqm) Definition
An ASCII text file (with the extension .vqm) that contains an node-level (or atom) netlist. VQM files are typically generated by EDA synthesis tools such as Synplicity Synplify, and contain the logid for the design.
A VQM file can also be generated by the Quartus II Compiler in order to save synthesis results for the LogicLock Import / Export flow in one of the following ways:
Turn on Save a node-level netlist in the Compilation Process Settings page in the Settings dialog box, and then compile the design.
Turn on Save a node-level netlist in the Back-Annotate Assignments dialog box and back-annotate a design.
Click Start VQM Writer.
Altera recommends using the Incremental Compilation flow to preserve synthesis and fitting results in preference to the LogicLock Import / Export flow or back-annotation flow.
When generated from intermediate synthesis results in the Quartus II software, the VQM File is placed in the <project directory>\atom_netlists\ directory. You can then use the VQM File by creating and then compiling a new project from the file.
Altera recommends that you do not edit VQM Files.

好资料,顶顶顶

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top