微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > -source_latency_included的用法

-source_latency_included的用法

时间:10-02 整理:3721RD 点击:

set_input_delay的选项-source_latency_included
如果指定该选项是代表输入延迟已经加上了源延迟还是没有加上源延迟?
altera的帮助手册中有下面的这句话:

Input delays can already include clock source latency. By defaultthe clock source latency of the related clock is added to the input delay value,but when the -source_latency_included option is specified, the clock sourcelatency is not added because it was factored into the input delay value.


再补充一个,下面这段话是啥意思来着?


By default, set_input_delay removes any other input delays to theport except for those with the same -clock, -clock_fall, and -reference_pin combination.Multiple input delays relative to different clocks, clock edges, or referencepins can be specified using the -add_delay option.

论文有点冷清...把问题搬到其他论坛去吧。哎

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top