微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > CDC 异步检查问题

CDC 异步检查问题

时间:10-02 整理:3721RD 点击:
第一次使用CDC下面这些ACX1问题如何解决。
坐等高人现身,谢了。
-----------------------------------------------------------------------------
// Warning: (STRC1.1) Strong combinational loop detected (occurrence:17)
// Warning: (STRC2) Undriven fanin detected (occurrence:144)
// Warning: (STRC6.1) Data port of the DFF is tied (occurrence:9231)
// Warning: (STRC7) Set/Reset port of DFF/DLAT is driven by a multi-input logic gate (occurrence:412)
// Note: (CLK2) DFF/DLAT with gated clock (occurrence:6827)
// Warning: (CLK3) No clock waveform defined for DFF/DLAT (occurrence:195828)
// Warning: (INIT3) Uninitialized DFF/DLAT (occurrence:202694)
// Warning: (FSM1) Initial state of the FSM is not fully specified (occurrence:488)
// Warning: (FSM4.1) FSM terminal state (occurrence:6)
// Warning: (FSM4.2) All outgoing transitions from FSM state are reset transitions (occurrence:350)
// Command: add data association -ind -pi -pio -po -bbox
// Error: (ACX1) Clock port of DFF/DLAT is annotated as an unknown domain (occurrence:195828)
// Command: propagate clock domain
// Command:   add syn rule rule_dff1 -dff 2 2 -first_dff -cdc_path logic   single -sync_chain wire single
// Command: add syn rule rule_mux1 -mux 0 0
// Command: set cdc option -convergence_check -nogood_chain_convergence -all_domain_convergence
// Command: add cdc check -stru -from -all -to -all
// Error: (ACX3) Clock domain of reset port of DFF/DLAT is unknown (occurrence:172777)
// Error: (ACX4) Clock domain of set port of DFF/DLAT is unknown (occurrence:11723)
// Command: validate

自己先顶一个。这方面就是小白
各位大侠现身吧
现身吧
身吧

软件运行的步骤对不对,先,lint,再cdc,lint完会自动检测时钟,如果检测出的时钟不对还有手动修改配置文件,将时钟配置一下。

lint是什么呢?
nLint?

CDC有两个功能,1个是lint,1个是cdc。
正版软件找FAE吧,或者看看手册。

多谢,多谢。

哪里能下cdc

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top