微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > ddr3 ip核 用modelsin 仿真出现以下问题 求大神

ddr3 ip核 用modelsin 仿真出现以下问题 求大神

时间:10-02 整理:3721RD 点击:
* Error: (vsim-10000) nofile(38): Unresolved defparam reference to 'leveling_delay_chain_dqs' in leveling_delay_chain_dqs.physical_clock_source.
#
#         Region: /ddr3_40/u3/ddr3_40ipcore_inst/p0/ddr3_40ipcore_p0_ddr3_40ipcore_p0_memphy_umemphy_ddr3_40ipcore_p0_new_io_pads_uio_pads_ddr3_40ipcore_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_6480/altdq_dqs2_inst
# ** Error: (vsim-10000) nofile(38): Unresolved defparam reference to 'clk_phase_select_dqs' in clk_phase_select_dqs.physical_clock_source.
#
#         Region: /ddr3_40/u3/ddr3_40ipcore_inst/p0/ddr3_40ipcore_p0_ddr3_40ipcore_p0_memphy_umemphy_ddr3_40ipcore_p0_new_io_pads_uio_pads_ddr3_40ipcore_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_6480/altdq_dqs2_inst
# ** Error: (vsim-10000) nofile(38): Unresolved defparam reference to 'clk_phase_select_dqs' in clk_phase_select_dqs.use_phasectrlin.
#
#         Region: /ddr3_40/u3/ddr3_40ipcore_inst/p0/ddr3_40ipcore_p0_ddr3_40ipcore_p0_memphy_umemphy_ddr3_40ipcore_p0_new_io_pads_uio_pads_ddr3_40ipcore_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_6480/altdq_dqs2_inst
# ** Error: (vsim-10000) nofile(38): Unresolved defparam reference to 'clk_phase_select_dqs' in clk_phase_select_dqs.phase_setting.
#
#         Region: /ddr3_40/u3/ddr3_40ipcore_inst/p0/ddr3_40ipcore_p0_ddr3_40ipcore_p0_memphy_umemphy_ddr3_40ipcore_p0_new_io_pads_uio_pads_ddr3_40ipcore_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_6480/altdq_dqs2_inst
# ** Error: (vsim-10000) nofile(38): Unresolved defparam reference to 'clk_phase_select_pst_0p' in clk_phase_select_pst_0p.physical_clock_source.
#

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top