微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > modelsim时序反标,sdf加载错误

modelsim时序反标,sdf加载错误

时间:10-02 整理:3721RD 点击:
用modelsim做时序反标的时候,出现如下错误:# ** Error: (vsim-SDF-3262) i2c_reader.sdf(1221): Failed to find matching specify timing constraint.
#
# ** Error: (vsim-SDF-3262) i2c_reader.sdf(1222): Failed to find matching specify timing constraint.
#
# ** Error: (vsim-SDF-3262) i2c_reader.sdf(1223): Failed to find matching specify timing constraint.
#
# ** Error: (vsim-SDF-3262) i2c_reader.sdf(1224): Failed to find matching specify timing constraint.
#
# ** Error: (vsim-SDF-3262) i2c_reader.sdf(1225): Failed to find matching specify timing constraint.
#
# ** Error: (vsim-SDF-3262) i2c_reader.sdf(1226): Failed to find matching specify timing constraint.

对应sdf文件的相应行是这样的:
    (SETUP (COND ENABLE_RB===1'b1 (posedge D)) (COND ENABLE_RB===1'b1 (posedge CK)) (0.1841:0.1841:0.1841))
    (SETUP (COND ENABLE_RB===1'b1 (negedge D)) (COND ENABLE_RB===1'b1 (posedge CK)) (0.1965:0.1965:0.1965))
    (HOLD (COND ENABLE_RB===1'b1 (posedge D)) (COND ENABLE_RB===1'b1 (posedge CK)) (0:0:0))
    (HOLD (COND ENABLE_RB===1'b1 (negedge D)) (COND ENABLE_RB===1'b1 (posedge CK)) (0:0:0))
    (WIDTH (COND ENABLE_RB===1'b1 (posedge CK)) (0.4649:0.4649:0.4649))
    (WIDTH (COND ENABLE_RB===1'b1 (negedge CK)) (0.3136:0.3136:0.3136))

还有一类错误是:
# ** Error: (vsim-SDF-3261) i2c_reader.sdf(1234): Failed to find matching specify module path.
#
# ** Error: (vsim-SDF-3261) i2c_reader.sdf(1235): Failed to find matching specify module path.
#
# ** Error: (vsim-SDF-3261) i2c_reader.sdf(1236): Failed to find matching specify module path.
#
# ** Error: (vsim-SDF-3261) i2c_reader.sdf(1237): Failed to find matching specify module path.
#
# ** Error: (vsim-SDF-3261) i2c_reader.sdf(1238): Failed to find matching specify module path.
#
# ** Error: (vsim-SDF-3261) i2c_reader.sdf(1239): Failed to find matching specify module path.
#
# ** Error: (vsim-SDF-3261) i2c_reader.sdf(1240): Failed to find matching specify module path.
#
# ** Error: (vsim-SDF-3261) i2c_reader.sdf(1241): Failed to find matching specify module path.

对应的sdf文件为:
     (COND CK===1'b1&&D===1'b1 (IOPATH RB Q () (0.4799:0.4799:0.4799)))
      (COND CK===1'b1&&D===1'b0 (IOPATH RB Q () (0.4797:0.4797:0.4797)))
      (COND CK===1'b0&&D===1'b1 (IOPATH RB Q () (0.4695:0.4695:0.4695)))
      (COND CK===1'b0&&D===1'b0 (IOPATH RB Q () (0.4787:0.4787:0.4787)))
      (COND CK===1'b1&&D===1'b1 (IOPATH RB QB (0.4626:0.4626:0.4626) ()))
      (COND CK===1'b1&&D===1'b0 (IOPATH RB QB (0.4685:0.4685:0.4685) ()))
      (COND CK===1'b0&&D===1'b1 (IOPATH RB QB (0.582:0.582:0.582) ()))
      (COND CK===1'b0&&D===1'b0 (IOPATH RB QB (0.5897:0.5897:0.5897) ()))

请教上面两类错误怎么解决?sdf文件是Design Compiler导出来的。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top