微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 奇怪的warning

奇怪的warning

时间:10-02 整理:3721RD 点击:
请问如下的warning是什么意思呀,?
Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN
Warning: Converting TRI node "RXD:inst18|data[0]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[1]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[2]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[3]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[4]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[5]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[6]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[7]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[8]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[9]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|data[10]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|addr[0]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|addr[1]" that feeds logic to a wire
Warning: Converting TRI node "RXD:inst18|addr[2]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[0]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[1]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[2]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[3]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[4]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[5]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[6]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[7]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[8]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[9]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[10]" that feeds logic to a wire
Warning: Converting TRI node "fifo_control:inst19|data_a[11]" that feeds logic to a wire

组合逻辑环
组合逻辑环

把代码贴出来看一下

好怪异

1.你是在什么代码情况下产生的这些警告,最好能先讲情况,然后贴出相关的代码;
2.主观一点分析,大概应该是你在内部逻辑中做了三态变量的设计。但是综合工具取消了这些三态,而是采用了组合逻辑并且反馈给wire变量的方式实现了你设计的逻辑。并且给你警告信息,便于你修改或者了解综合工具做了什么。
  这只是主观的想象你那边发生的问题,还是要你自己看看到底是怎么回事。

很怪异!

的確是蠻奇怪的

怎么样多赚信元啊?
怎么样多赚信元啊?

我也遇到同样的问题,到底怎么解决呀

友情帮顶 没遇到过

我的问题解决了,原因是我在一个地方给这些信号量赋了一个高阻值,将这些高阻值换掉之后这些警告也就没了。

"我的问题解决了,原因是我在一个地方给这些信号量赋了一个高阻值,将这些高阻值换掉之后这些警告也就没了。 "  换掉是什么意思?换成什么?'h0?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top