微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > cadence软件出错请指点

cadence软件出错请指点

时间:10-02 整理:3721RD 点击:




这两个是错误提示。请指教

you have another process opened the "verilog.v" for edit and is lock. pls use the unix "rm" command to remove the file
rm -f /full/path/to/the/verilog/path/.verilog.v.swp



    i do not exactly know what wrong with that.do  you have a cotactiong like email .so i can query you for the detail

verilog文件里有错啊.



    你确定?就是一个与门 assign Z=A1&A1;
就是这个吧

hi bookbike, when you use vi to edit a file, it will be locked until you close/kill the process. killing/closing the process or move the lock file to other places. you may google the "vi + swp" from the web to understand more.



    ok!thanks

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top