微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > ncverilog erro 求高手解答~~

ncverilog erro 求高手解答~~

时间:10-02 整理:3721RD 点击:
下了一个windows版的NC,然后跑了一下工程,发现有错误:
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,92|17): expecting an identifier [3.10(IEEE)].
localparam integer BEWIDTH = (DWIDTH-1)/8 +1;
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,93|17): expecting an identifier [3.10(IEEE)].
localparam integer rows = get_rows(DEPTH, DWIDTH);
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,172|17): expecting an identifier [3.10(IEEE)].
localparam integer MAX_BRAM_AWIDTH = clog2(current_depth(DEPTH,DWIDTH,0)-1);
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,173|17): expecting an identifier [3.10(IEEE)].
  if (RE_REGISTER == "NO") begin
   |
ncvlog: *E,UMGENE (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,194|3): An 'endgenerate' is expected [12.1.3(IEEE 2001)].
  if (RE_REGISTER == "NO") begin
   |
ncvlog: *E,EXPENM (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,194|3): expecting the keyword 'endmodule' [12.1(IEEE)].
endmodule // eip_nx_bram_v2
        |
ncvlog: *E,UMGENE (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,307|8): An 'endgenerate' is expected [12.1.3(IEEE 2001)].
localparam integer AWIDTH  = clog2(DEPTH-1);
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,336|17): expecting an identifier [3.10(IEEE)].
localparam integer BEWIDTH = (DWIDTH-1)/8 +1;
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,337|17): expecting an identifier [3.10(IEEE)].
localparam integer USED_DEPTH = 2**clog2(DEPTH < 1024 ? 1023 : DEPTH-1);
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,365|17): expecting an identifier [3.10(IEEE)].
localparam integer aw   = clog2(USED_DEPTH-1);
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,366|17): expecting an identifier [3.10(IEEE)].
localparam integer dw   = bram_width(USED_DEPTH);
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,367|17): expecting an identifier [3.10(IEEE)].
localparam integer cols = (DWIDTH-1)/dw +1;
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,368|17): expecting an identifier [3.10(IEEE)].
localparam integer colw = cols * dw;
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,369|17): expecting an identifier [3.10(IEEE)].
localparam integer bew  = (colw-1)/8 +1;
                 |
ncvlog: *E,EXPIDN (e:/nc_project/np_nc/ME/BRAM/eip_nx_bram_v2.v,370|17): expecting an identifier [3.10(IEEE)].
ncvlog: *F,MAXERR: maximum error count reached (15).

这个不知道是不是因为工具不能很好的支持verilog-2001?求高手解答
Thanks

编译的时候加入-v就可以搞定了,模块的重复定义了~

上一篇:功耗评估问题?
下一篇:数字逻辑

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top