微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > SOC encounter Power pad problem

SOC encounter Power pad problem

时间:10-02 整理:3721RD 点击:
小弟目前练习使用UMC90制成用soc encounter去做P&R
目前只做完floorplan正要做powerplan
建立好power-ring (Power > Power Planning > Add Rings …)
之后连接power pad (Route > Special Route …)会出现以下错误而不能连metal到VCC跟GND

*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 40: cannot add PIN GND to MACRO AN2B1LTX1 at or near "GND"
*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 50: cannot add PIN VCC to MACRO AN2B1LTX1 at or near "VCC"

*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 167: cannot add PIN GND to MACRO AN2B1LTX2 at or near "GND"
*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 179: cannot add PIN VCC to MACRO AN2B1LTX2 at or near "VCC"
*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 233: cannot add PIN GND to MACRO AN2B1LTX3 at or near "GND"                                                                         ˙

˙

˙


*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 57735: cannot add PIN VCC to MACRO XOR3LTX3 at or near "VCC"
*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 57823: cannot add PIN GND to MACRO XOR3LTXLP at or near "GND"
*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 57835: cannot add PIN VCC to MACRO XOR3LTXLP at or near "VCC"
*ERROR* "SOCE/lef/fsd0t_a_generic_core.9m126.lef", line 57929: cannot add PIN GND to MACRO XOR4LTX1 at or near "GND"


能否提示一下大概是什么问题?
感恩

(Top/Bottom Layer
METAL9 H ,Left/Right Layer
METAL6 V, Width = 8 , Use wire group,interleaving number of bits = 4 ,電源VCC cell type = VCCKGA )

a!

good, thx

很喜欢这个资料

是不是格点问题。

很奇怪,为什么.lib的cell 需要拉follow pin。
你应该是先拉follow pin 在place,查下你的flow

额,过来看一下,我新手,也不懂。

哎,问题多多啊!

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top