FPGA Logic BIST

Sorry for the double post, but I think this is the correct forum.
I am looking for tutorials or sample designs to implement logic BIST for FPGAs such as Virtex 5.
Please give feedback.
Thanks.

你是洋人?

这是?

    自個找找吧！