Quartus调用modelism出现问题

时间：10-02 整理：3721RD 点击：

Quartus调用modelism出现了如下提示，不知道是怎么回事，请望指点。
Top level modules:
# glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -t 1ps onetwo2 glbl
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-19) Failed to access library 'xilinxcorelib_ver' at "xilinxcorelib_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: onetwo2.v(60): Library xilinxcorelib_ver not found.
# ** Warning: Unable to find library 'xilinxcorelib_ver'.
# ** Error: (vopt-19) Failed to access library 'unisims_ver' at "unisims_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: onetwo2.v(60): Library unisims_ver not found.
# ** Warning: Unable to find library 'unisims_ver'.
# ** Error: (vopt-19) Failed to access library 'unimacro_ver' at "unimacro_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: onetwo2.v(60): Library unimacro_ver not found.
# ** Warning: Unable to find library 'unimacro_ver'.
# ** Error: (vopt-19) Failed to access library 'secureip' at "secureip".
# No such file or directory. (errno = ENOENT)
# ** Error: onetwo2.v(60): Library secureip not found.
# ** Warning: Unable to find library 'secureip'.
# Optimization failed
# Error loading design
# Error: Error loading design
# Pausing macro execution
# MACRO ./onetwo2.fdo PAUSED at line 8

上一篇：something about Clock Gating
下一篇：FPGA的JTAG接口电路的上下拉电阻的问题

FPGA ASIC quartus Xilinx vivado verilog ALTERA CPLD 集成电路相关文章：

栏目分类