微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > how to use the xl_verilog coverage function,

how to use the xl_verilog coverage function,

时间:10-02 整理:3721RD 点击:
I want to use the tcl language to get the function, what can I do?
thanks

看看openbook中的相关内容!

do you have the book or reference, thanks
do you have the book or reference, thanks
hypeester@gmail.com

modelsim中的更好用!

在linux下,debussy and XL_verilog更好些!
当然,modelsim好在,你可以看信号时,只要写个.do file, 就可以读文件了1

anyone could help me?
verilog  +access+r +?  + xxx.f
what can I do, the XL_verilog could do the code coverage?

学习一下啦,多谢啦

6# stephenzhou xiexie

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top