微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > For @(posedge clk) usage?

For @(posedge clk) usage?

时间:10-02 整理:3721RD 点击:
I know @(posedge clk) has the similar function as wait in simulation,
But can anyone help me how use this to implement wait multi-cycle? I just cannot remember this? thank you...

repeat (n) begin
  @(posedge clk) ;
end

见习生聆听,咋来了英文?练习?

repeat (n) @(posedge clk);

LS的可以

good english

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top