TI KeyStone II SoC详细介绍
1.66AK2E05/02特性与描述
1.1特性
ARM Cortex-A15 MPCoreCorePac Up to Four 1.4-GHz ARM Cortex-A15 Processor Cores 4MB L2 Cache Memory Shared by all Cortex-A15 Processor Cores Full Implementation of ARMv7-A Architecture Instruction Set 32KB L1 Instruction and Data Caches per Core AMBA 4.0 AXI Coherency Extension (ACE) Master Port, Connected to MSMC (Multicore Shared Memory Controller) for Low Latency Access to SRAM and DDR3 One TMS320C66x DSP Core Subsystem (C66x CorePacs), Each With 1.4 GHz C66x Fixed/Floating-Point DSP Core 38.4 GMacs/Core for Fixed Point @ 1.2 GHz 19.2 GFlops/Core for Floating Point @ 1.2 GHzMemory
32K Byte L1P Per CorePac 32K Byte L1D Per CorePac 512K Byte Local L2 Per CorePacIntegrated Rake/Search Accelarator for
Chip Rate Processing for WCDMA Rel'99, HSDPA, and HSDPA+ Reed-Muller Decoding Multicore Shared Memory Controller (MSMC) 2 MB SRAM Memory Shared by DSP CorePacs and ARM CorePac Memory Protection Unit for Both SRAM and DDR3_EMIFMulticore Navigator
8k Multi-Purpose Hardware Queues with Queue Manager One Packet-Based DMA Engine for Zero-Overhead TransfersNetwork Coprocessor with
Packet Accelerator Enables Support for Transport Plane IPsec, GTP-U, SCTP, PDCP L2 User Plane PDCP (RoHC, Air Ciphering) 1 Gbps Wire Speed Throughput at 1.5 MPackets Per Second Security Accelerator Engine Enables Support for IPSec, SRTP, 3GPP and WiMAX Air Interface, and SSL/TLS Security ECB, CBC, CTR, F8, A5/3, CCM, GCM, HMAC, CMAC, GMAC, AES, DES, 3DES, Kasumi, SNOW 3G, SHA-1, SHA-2 (256-bit Hash), MD5 Up To 6.4 GbpsIPSec and 3 Gbps Air CipheringEthernet Subsystem
Eight SGMII Ports with Wire Rate Switching IEEE1588 v2 (with Annex D/E/F) Support 8 GbpsTotal Ingress/Egress Ethernet BW from Core Audio/Video Bridging (802.1Qav/D6.0) QOS Capability DSCP Priority MappingPeripherals
Two PCIe Gen2 Controllers with Support for Two Lanes per Controller Supports Up To 5 GBaud One HyperLink Supports Connections to Other KeyStone II Architecture Devices Providing Resource Scalability Supports Up To 50 GBaud 10-Gigabit Ethernet (10-GbE) Switch Subsystem Two SGMII/XFI Ports with Wire Rate Switching and MACSEC Support IEEE1588 v2 (with Annex D/E/F) Support One 72-Bit DDR3/DDR3L Interface with Speeds Up To 1600 MTPS in DDR3 Mode EMIF16 Interface Two USB 2.0/3.0 Controllers Two UART Interfaces Three I2C Interfaces 32 GPIO Pins Three SPI Interfaces One TSIPSystem Resources
Three On-Chip PLLs SmartReflex Automatic Voltage Scaling Semaphore Module Thirteen 64-Bit Timers Five Enhanced Direct Memory Access (EDMA) ModulesCommercial Case Temperature:
0°C to 85°CExtended Case Temperature:
- 40°C to 100°C1.2 KeyStone II 结构
TI's KeyStone II Multicore Architecture provides a unified platform for integrating RISC and DSP processing cores along with both hardware/firmware based application-specific acceleration and high performance I/Os. The KeyStone II Multicore Architecture is a proven device architecture to achieve the full performance entitlement through the following major components: TeraNet, Multicore Shared Memory Controller, Multicore Navigator, and HyperLink.
TeraNet is a multipoint to multipoint non-blocking switch fabric. Its distributed arbiter provides multiple duplex communication channels in parallel between the master and slave ports without interference. The priority based arbitration mechanism ensures the delivery of the critical traffic delivery in the system.
The Multicore Shared Mem
KeyStone II TI 66AK2E05 DSP Cortex-A15 相关文章：
- TI多内核DSP强势反攻FPGA市场(01-16)
- TI KeyStone II为基站处理注入强劲动力 功耗仅为传统RISC内核一半(02-13)
- 德州仪器KeyStoneII架构助力构建绿色环保基站异构网络(03-02)
- 德州仪器KeyStone II架构助力多内核技术发展(01-29)
- 德州仪器推基于多内核DSP的实时JPEP2000高清解决方案(03-20)
- 充分发挥多核优势(08-06)
- 妤傛ḿ楠囩亸鍕暥瀹搞儳鈻肩敮鍫濆悋閹存劕鐓跨拋顓熸殌缁嬪顨滅憗锟�
閸忋劍鏌熸担宥咁劅娑旂姴鐨犳０鎴滅瑩娑撴氨鐓＄拠鍡礉閹绘劕宕岄惍鏂垮絺瀹搞儰缍旈懗钘夊閿涘苯濮幃銊ユ彥闁喐鍨氶梹澶歌礋娴兼ḿ顫呴惃鍕殸妫版垵浼愮粙瀣瑎...
- 娑擃厾楠囩亸鍕暥瀹搞儳鈻肩敮鍫濆悋閹存劕鐓跨拋顓熸殌缁嬪顨滅憗锟�
缁箖鈧拷30婢舵岸妫亸鍕暥閸╃顔勭拠鍓р柤閿涘奔绗撶€硅埖宸跨拠鎾呯礉閸斺晛顒熼崨妯烘彥闁喕鎻崚棰佺娑擃亜鎮庨弽鐓庣殸妫版垵浼愮粙瀣瑎閻ㄥ嫯顩﹀Ч锟�...
- Agilent ADS 閺佹瑥顒熼崺纭咁唲鐠囧墽鈻兼總妤勵棅
娑撴挸顔嶉幒鍫ｎ嚦閿涘苯鍙忛棃銏ｎ唹鐟欘枃DS閸氬嫮顫掗崝鐔诲厴閸滃苯浼愮粙瀣安閻㈩煉绱遍崝鈺傚亶閻€劍娓堕惌顓犳畱閺冨爼妫跨€涳缚绱癆DS...
- HFSS鐎涳缚绡勯崺纭咁唲鐠囧墽鈻兼總妤勵棅
鐠у嫭绻佹稉鎾愁啀閹哄牐顕抽敍灞藉弿闂堛垼顔夐幒鍦欶SS閻ㄥ嫬濮涢懗钘夋嫲鎼存梻鏁ら敍灞藉簻閸斺晜鍋嶉崗銊╂桨缁崵绮洪崷鏉款劅娑旂姵甯夐幓顡嶧SS...
- CST瀵邦喗灏濆銉ょ稊鐎广倕鐓跨拋顓熸殌缁嬪顨滅憗锟�
閺夊孩妲戝ú瀣╁瘜鐠佽绱濋崗銊╂桨鐠佸弶宸緾ST閸氬嫰銆嶉崝鐔诲厴閸滃苯浼愮粙瀣安閻㈩煉绱濋崝鈺傚亶韫囶偊鈧喕鍤滅€涳附甯夐幓顡塖T鐠佹崘顓告惔鏃傛暏...
- 鐏忓嫰顣堕崺铏诡攨閸╃顔勭拠鍓р柤
娑撳洣绗€妤傛ɑ銈奸獮鍐叉勾鐠у嚖绱濇潻娆庣昂鐠囧墽鈻兼稉杞扮稑閸︺劌鐨犳０鎴炲Η閺堫垶顣崺鐔枫亣鐏炴洘瀚甸懘姘剧礉閹垫挷绗呴崸姘杽閻ㄥ嫪绗撴稉姘唨绾偓...
- 瀵邦喗灏濈亸鍕暥濞村鍣洪幙宥勭稊閸╃顔勭拠鍓р柤閸氬牓娉�
鐠愵厺鎷遍崥鍫ユ肠閺囨潙鐤勯幆鐙呯礉缂冩垵鍨庨妴渚€顣剁拫鍙樺崕閵嗕胶銇氬▔銏犳珤閵嗕椒淇婇崣閿嬬爱閿涘本鍨滅憰浣圭壉閺嶉绨块柅锟�...
