微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > Create netlist error

Create netlist error

时间:10-02 整理:3721RD 点击:
在创建网表的时候首先对我使用的电阻提出下面的warning:
#8 Warning [ALG0016] Part Name "RESISTOR_0_0402_0R" is renamed to "RESISTOR_0_0402_0Rr".
(而且还有很多类似的warning,都是rename的warning)
但是唯独这个warning在最后出现错误:
Loading... E:\WORKSPACE\BOARDDESIGN\CPI_PET\SEP_BRD/pstchip.dat
Loading... E:\WORKSPACE\BOARDDESIGN\CPI_PET\SEP_BRD/pstchip.dat
Loading... E:\WORKSPACE\BOARDDESIGN\CPI_PET\SEP_BRD/pstxprt.dat
#53 ERROR(SPCODD-53): Packaging cannot be completed because packaging has encountered a null object ID. The design may not have been saved correctly. Save the design before packaging.
ERROR(SPCODD-416):
            Error at line 3731 in file E:\WORKSPACE\BOARDDESIGN\CPI_PET\SEP_BRD/pstxprt.dat. Unable to load physical part: RESISTOR_0_0402_0Rr with reference designator: R17. Part not found in the design.
#369 ERROR(SPCODD-369): Unable to load physical part RESISTOR_0_0402_0Rr with reference designator R17. Part not found in the design.
Loading... E:\WORKSPACE\BOARDDESIGN\CPI_PET\SEP_BRD/pstxnet.dat
ERROR(SPCODD-412):
            Error at line 13159 in file E:\WORKSPACE\BOARDDESIGN\CPI_PET\SEP_BRD/pstxnet.dat. Cannot find primitive part for primitive instance: @SEP_BRD.SCH_TOP(SCH_1):INS16533257@JERRY_LIB.RESISTOR_0.NORMAL(CHIPS).
ERROR(SPCODD-383): Error at line 13159 in file E:\WORKSPACE\BOARDDESIGN\CPI_PET\SEP_BRD/pstxnet.dat. Error loading the net list file
#659 Error   [ALG0036] Unable to read logical netlist data.

求达人帮忙!

这个warning很奇怪,我发现其他的rename都是因为名称符合大于31个字符,所以被rename了,但是这个warning,本身RESISTOR_0_0402_0R名字的字符数并未超过31,也被rename了,最奇怪的时候,rename以后还出现了错误!

搞定了,原来在修改电阻的value的时候,pcb不支持字符Ω,把Ω改成R之后不小心后面加了几个空格"RESISTOR_0_0402_0R" (有发现0R后面的东东吗,cadence不认很多这样的东西),所以出错。

哦 原来如此!

萬用字元是不支援的喔

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top