微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > netin出问题

netin出问题

时间:10-02 整理:3721RD 点击:
netin出现以下问题
Cadence Design Systems, Inc. netrev 16.2 Sun Dec 05 00:32:39 2010
(C) Copyright 2002 Cadence Design Systems, Inc.
------ Directives ------
RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'F:/L.R.Town/dev';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'F:/L.R.Town/pcb/2010_1204f.brd';
NEW_BOARD_NAME 'F:/L.R.Town/pcb/2010_1204f.brd';
CmdLine: netrev -$ -i F:/L.R.Town/dev -t -y 1 -z F:/L.R.Town/pcb/#Taaaaaa03424.tmp
------ Preparing to read pst files ------
Starting to read F:/L.R.Town/dev/pstchip.dat
   Finished reading F:/L.R.Town/dev/pstchip.dat (00:00:00.07)
Starting to read F:/L.R.Town/dev/pstxprt.dat
   Finished reading F:/L.R.Town/dev/pstxprt.dat (00:00:00.03)
Starting to read F:/L.R.Town/dev/pstxnet.dat
   Finished reading F:/L.R.Town/dev/pstxnet.dat (00:00:00.04)
------ Oversights/Warnings/Errors ------
#1   Run stopped because errors were detected
netrev run on Dec 5 0:32:39 2010
   DESIGN NAME : 'L'
   PACKAGING ON Sep 28 2008 21:55:15
   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON
  1 errors detected
No oversight detected
No warning detected
cpu time      0:06:08
elapsed time  0:00:03
请大家帮忙解决

没贴全,他会提交ERROR具体的错误

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top