Designing on-chip PLL circuits seminar

i need a detail guide for the pll design, implementation and analysis for high speed system synchronization and data recovery. if u do have such material, please upload. thanks.

This file is free available from:
h**p://w*w.icr.a-star.edu.sg/news/seminar/arch/PLL_seminar.pdf

:)