微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > synthesizer and Lo design

synthesizer and Lo design

时间:04-11 整理:3721RD 点击:
any one can give me some advice on synthesizer use.
If a synthesizer used at 3GHZ and Phase noise at 10khz is better than -95dB/hz?
Or a fractional synthesizer should be used?

You could buy one. If you are unfamiliar with synthesizer design, that phase noise may be elusive, since any noise source in your design could violate the spec.

If you want design help, we will need to know the exact frequency range, the frequency step size, the level of spurious outputs desired in dBc, and the settling time required.

If you already have a reference clock (crystal oscillator) that you want to use, we will need to know its frequency and phase noise.

Do you need to step the synthesizer frequency or is it fixed at 3GHz? You can achieve this phase noise number with an integer N if the step size (reference frequency) is large enough. Otherwise, a fractional N is needed. Tell me the step size you require and I can give you guidance.

-95dBc@10kHz offset is quite good Phase Noise at 3GHz...

Maybe, Maybe not. It all depends on the N and the reference's phase noise. If N=100, like falling off a log. If N=27,330 1/3, then good luck!

may be using sampling phase detector will gain better phase noise if you need just fixed frequency

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top