微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > PLL and Votage regulator

PLL and Votage regulator

时间:04-11 整理:3721RD 点击:
I am using MC145170 PLL frequency synthesizer for a receiver design that uses MAX883 voltahe regulator. The problem is that I am experiencing glitches at the demodulated output. Could it be the voltage regulator noise that is cauing the problem.

MAX883 data sheet says that the regulator introduces 250 micro volt RMS output noise. I am using the PLL at 61 MHz for a freqency range of 0.98 MHz with 50 channels (20KHz spacing).

Did you put a spectrum analyzer on the PLL's VCO RF output to see what the spurious and phase noise look like?

Wow- that's an old PLL chip. I doubt the regulator is the problem. I don't know the noise rejection of the power supply pin of this PLL but even if its poor, the noise of the voltage regulator will show up as increased phase noise, not glitches. I think you have other problem. Have you looked at the locked VCO and is the RF carrier clean or is it glitching. You may not have the PLL correctly designed.

I think maybe the pll doesn't work properly.

i think its problem of locking

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top