微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > parasitic extration in cadence

parasitic extration in cadence

时间:04-11 整理:3721RD 点击:
Hi, I designed an LNA with UMC 0.18CMOS technology. DRC and LVS have been passed. Now, I try to extract parasitics of RFIC with assura in cadence. However, the program is always failed. I think must be some setting errors. Could someone help me with this?

Did you look at the log files? It should tell you why the run fails. Maybe you could post the error here ?

Which Asuura version do you use with Cadence ?
Because IC5.141 and IC5.033 use different Assura versions...
For IC5.033 , Assura 3.12
For IC 5.141 Assura 3.13..

And look at the technology file, maybe there is a mistaken string..

上一篇:am to pm conversion
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top