parasitic extration in cadence
时间:04-11
整理:3721RD
点击:
Hi, I designed an LNA with UMC 0.18CMOS technology. DRC and LVS have been passed. Now, I try to extract parasitics of RFIC with assura in cadence. However, the program is always failed. I think must be some setting errors. Could someone help me with this?
Did you look at the log files? It should tell you why the run fails. Maybe you could post the error here ?
Which Asuura version do you use with Cadence ?
Because IC5.141 and IC5.033 use different Assura versions...
For IC5.033 , Assura 3.12
For IC 5.141 Assura 3.13..
And look at the technology file, maybe there is a mistaken string..
parasitic extration cadence 相关文章:
- Parasitic Capacitance of the Isolation Resistor of a Wilkinson combiner
- Parasitic extraction of CNTs and GNRs.
- Why Parasitic Inductance of Cadence Capacitor Varies Very Little with Its Size
- How to calculate parasitic resistance and capacitance of an inductor theoretically
- How to extract parasitic capacitance of MOSFET
- What is parasitic capacitance, parasitic inductance, parasitic effect,stray capacitan
