Performance degradation for low power input to GSM type PA?
Any body know the performance risk for power input lower or equal to lowest Pin in GSM PA datasheet ?
I thought power contour may change, like Pout saturation would be lower, and effeciency lower at max PCL.
Any others? like linearity performance - harmonics larger and little higher noise level.
Ususally 3 stages PA has first stage working in linear region, and last two for power gain stages. For lower input power to first stage, because of fixed gain,
2nd and 3rd stage would be driven more harder to maintain same Pout. That's why
I thought some performances will get degradation.
Any one can give me recommendation or correction ?
Thanks
Hi,
If it is below spec, harmonics may not be much affected. But higher noise in rx is expected. I suppose you realise that most PA the keep the bias point
constant, the gain the first stage is kept high and the overall noise power is not increased when decreasing output power, as accorded to Friis equation.
I suppose operating at lower Pin would result in the PA control not in regulation as well.
Hope it helps.
At the following link you should find something else....
http://www.eurocontrol.int/sma/galle...g13p20-NDB.pdf
I'm interested in avionics too.
I wanted to build a simplified TCAS and transponder system.
If anyboby could help....
thanks
degradation Performance power 相关文章:
- degradation/structural mismatch affects FET
- Phase noise degradation due to 50 Hz component from linear voltage supplies
- Noiise figure degradation while using Sensitivity Time control ( In RADAR receiver)
- Gain Degradation in Boresight of Aperture Coupled MS Antenna
- perfomance degradation of LNA before and after layout
- Improving radiation performance by using a mutual coupled antenna
