微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > Via in Ads

Via in Ads

时间:04-11 整理:3721RD 点击:
In @ds there are three layers to define a via that are,hole,cond1 & cond2
cond1 is upper tranaitional metal Layer and cond2 is bottom transitional metal layer
I have defined cond1 as cond, but what should I define cond2

Hi all,

About the via in ADS, I also have a problem:

when I use the VIA2(Cylindrical via hole in microstrip) in ADS, there is a range of usage: 100um<H<635um, if I want to set PCBoard height as 1.6mm. How to ensure the model's accuracy?or is there another method for substitute? Thanks!

In my design I have selected cond2 as cond.

/K

Since the Via goes to your ground in microstip cond2 layer is just cond, same as cond1, cond1 and cond2 have an affect if u using multilayer or overlapping layers.

上一篇:10dbm distance
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top