how big should loop bandwidth of fractional-N PLL to be?

If loop BW high, PLL can have big sigma delta modulator quatization noise be transfered to output.

If loop bw low, the PLL can lost locking especially in a fractional-N PLL environment the PFD encounts big frequency difference than integer N PLL.

Does these two points relative?

Thanks.