How o imbeded the loop filter at low bw in PLL application

Dear All :

I work on FM tuner, Isee th esilicon Lab is embeded the loop filter in the PLL case.but the bandwidth is about 3KHz, The Capactance of loop BW is about XXnF.
How do it implement ? Any comments , and any document.


Thanks