微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > How can the PLL feedback divider N=10?

How can the PLL feedback divider N=10?

时间:04-08 整理:3721RD 点击:
Hi everyone.
I have some ADF4107 chips in my hand. But I found that the dual modulus PLL , when it comes to feedback divider (or as the rf divider ) N=B*P+A, needs B>=A. The modul is P=8, then How can I realize N=10, 11, 12, 13 ,14, 15? My PFD frequency is about 25 MHz. So just change it from 25MHz to 6.25MHz won't work cause the active loop filter will be a terrible task for me.

I am not sure exactly what you are asking, but there are bands of divisor ratios that are not allowed in dual modulus dividers. The math simply does not work out. You have to design your system to work around these. It is sometimes not that clear exactly which divisor ratios are not allowed, but typically the simulation programs provided by the manufacturer will not allow you to force the divisor into those "not allowed" conditions.

You can try lower phase detection comparison frequencies, change the clock frequency, etc, to juggle the numbers around to use a chip. Sometimes you have to abandon a chip for another one to accomplish your system design.

Are you sure ?
Don't you mean P>=A ?

Actually I thing you are wrong in that point. So for by 10 division choose B=1 and A=2 and that's all.

I know there are some single modul PLL, such as ADF4007. However, they can only work for N=8*k, where K is an integer. I can't lower phase detection, cause there is swithcing speed demands. My loop has to be 1MHz. Why there is not any PLL chips whose N divider just is the same as R divider?

Added after 2 minutes:

Are you sure ?
Don't you mean P>=A ?

Actually I thing you are wrong in that point. So for by 10 division choose B=1 and A=2 and that's all.

For ADF4107, B=1 and A=2, it won't work (I mean, locking to a false frequency). It needs B>=A.

It seems you have no other option (apart from abandoning the chip) than to lower the phase detection frequency. Increasing N will lower the loop bandwidth and the phase margin, so you will need to compensate either by decreasing the charge pump current by the same amount, or by changing values in the LPF. It should not be that bad!

Can anybody tell me a PLL chip that the N divider could be N=10? I have to abondon the ADF4107 now.

You could try the ADF4153 which although a fractional pll chip, you can set the fractionality to 0 and it will behave like an integer part. It supports P=4/5 yielding N=10. And with minor component value changes, it is pin compatible too.

I am still not sure what you are asking, but if you want an N=10 to 15 with a phase detecton frequency of 25 mhz, use this chip:
http://www.hittite.com/products/view...ew/HMC440QS16G

Thans for Biff44 and others. I wanted to make a PLL including a mixer step in the feedback. So the N have to be very small, such as N=10, to get a better phase noise performance.

上一篇:Branch Coupler Line
下一篇:最后一页

feedback PLL divider 相关文章:

栏目分类
热门文章

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top