微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > jitter question, synchonizing two clocks

jitter question, synchonizing two clocks

时间:04-07 整理:3721RD 点击:
Hello friends,

Can someone give me a little advice? I have a (quite pure) sine clock at about 12MHz and I need to multiply it 10 times to obtain 120MHz square. The question is originally jitter is multiplicative? Do I need to use dedicated multipliers like those:

http://focus.ti.com/lit/ds/symlink/cdce913.pdf
http://www.analog.com/static/importe...ets/AD9552.pdf

In fact, I want to phase synchronize 12MHz with another reference, and I plan to count (FLL loop) the 12MHz pulses. For better phase accuracy I thought to count 10x faster, by multiplying input.

Any thoughts appreciated,

Don't know what your budget is, but if it were me I would take a 120 MHz VCXO, and phase lock it to your 12 MHz system clock (assuming you need to do that at all). THen you would have very low time jitter clock, and not have to worry about any cycle slipping.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top