Reg: Fet pattern design for a power amp

Hi

I have to design an RF line up for 4W MMIC power amp with 12dB gain. Each FET has a power density 0.5W/mm and 6dB gain..

If I choose to have a gain degradation of 2dB in each stage.

How Could i set up my lineup?

Thanks
venu