微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > 请教calibre问题

请教calibre问题

时间:10-02 整理:3721RD 点击:
初学calibre,有很多不明白的地方,望指导下,谢谢!下面是我的一个report的一部分
o Statistics:
8 source properties were missing.
CELL COMPARISON RESULTS ( TOP LEVEL )
#######################
# ###
##INCORRECT#
# ###
#######################
Error:Connectivity errors.
Error:Instances of different types or subtypes were matched.
Warning:Ambiguity points were found and resolved arbitrarily.
LAYOUT CELL NAME:CE5000_analog2
SOURCE CELL NAME:analog_sch
--------------------------------------------------------------------------------------------------------------
INITIAL NUMBERS OF OBJECTS
--------------------------
LayoutSourceComponent Type
--------------------------
Ports:88
Nets:472235*
Instances:416291*MN (4 pins)
432303*MP (4 pins)
203*Q (3 pins)
9311*C (2 pins)
36642*R (2 pins)
------------
Total Inst:1327650
NUMBERS OF OBJECTS AFTER TRANSFORMATION
---------------------------------------
LayoutSourceComponent Type
--------------------------
Ports:88
Nets:160160
Instances:5959MN (4 pins)
4848MP (4 pins)
33Q (3 pins)
1010C (2 pins)
3232R (2 pins)
4545INV (2 pins)
55NAND2 (3 pins)
11NAND3 (4 pins)
55NOR2 (3 pins)
11AOI_2_1 (4 pins)
1111SDW2 (3 pins)
11SDW3 (4 pins)
99SMN2 (4 pins)
3333SMP2 (4 pins)
------------
Total Inst:263263
* = Number of objects in layout different from number in source.
**************************************************************************************************************
INCORRECT OBJECTS
**************************************************************************************************************
LEGEND:
-------
ne= Naming Error (same layout name found in source
circuit, but object was matched otherwise).
**************************************************************************************************************
INCORRECT NETS
DISC#LAYOUT NAMEneSOURCE NAME
**************************************************************************************************************
1Net VDDVDD
----------------------------------------------------
--- Incorrect Devices On This Net ---
C730(314.660,553.440)C(CN)** no similar instance **
pos: GND** GND **
neg: VDD** VDD **
R612(400.200,435.210)R(RH)XI0/RR443R(RP)
pos: 82pos: XI0/net997
neg: VDDneg: VDD
R590(325.910,217.320)R(RH)XI0/RR494R(RP)
pos: VDDpos: VDD
neg: 78neg: XI0/P645_G
R550(322.920,309.710)R(RH)XI0/RR491R(RP)
pos: 80neg: XI0/DATAout
neg: VDDpos: VDD
R377(332.920,164.650)R(RO)XI0/RR537R(RP)
pos: VDDneg: VDD
neg: 79pos: XI0/R537_PLUS

--- Correct Devices On This Net ---
(cell ports)(cell ports)
vdd: VDDvdd: VDD
GND: GNDGND: GND
AVDD: AVDDAVDD: AVDD
OUT: OUTOUT: OUT
RST: RSTRST: RST
EP: EPEP: EP
CLK_OUT2: CLK_OUT2CLK_OUT2: CLK_OUT2
CLK_OUT1: CLK_OUT1CLK_OUT1: CLK_OUT1
(NAND3)(NAND3)
output: 68output: XI0/net524
input: CLK_OUT2input: CLK_OUT2
input: 71input: XI0/DataClk
input: VDDinput: VDD

************************************************************************************************************
INCORRECT INSTANCES
DISC#LAYOUT NAMEneSOURCE NAME
**************************************************************************************************************
3R276(123.130,46.030)R(RO)XI0/RR361R(RP)
bad component subtype
--------------------------------------------------------------------------------------------------------------
4R303(212.440,323.640)R(RO)XI0/RR413R(RP)
bad component subtype
--------------------------------------------------------------------------------------------------------------
5R330(185.550,424.390)R(RO)XI0/RR386R(RP)
bad component subtype
--------------------------------------------------------------------------------------------------------------
6R331(185.550,427.270)R(RO)XI0/RR388R(RP)
bad component subtype
--------------------------------------------------------------------------------------------------------------
7R353(332.920,92.650)R(RO)XI0/RR550R(RP)
bad component subtype
--------------------------------------------------------------------------------------------------------------
8R360(332.920,113.650)R(RO)XI0/RR542R(RP)
bad component subtype
--------------------------------------------------------------------------------------------------------------
9R369(332.920,140.650)R(RO)XI0/RR539R(RP)
bad component subtype
我拿LOGLVS做的是没问题,到calibre就出现很多问题,请教下各位大大们?谢谢!

问题就在于电阻的类型不匹配,版图上提取出来的是RH和RO,但网表中对应的却是RP.仔细看看dracula和calibre的rule file ,dracula应该没有检查电阻类型,而calibre检查了.在calibre 的rule file中有定义器件类型的.确认好版图中电阻类型和网表中电阻类型.另外,怎么没有比较尺寸呢?

谢谢!这个report不全,以前用别的做LVS,都没太注意类型匹配。thinks!

电阻类型问题,可以修改CDL文件里的电阻名,对应地改成RO

嗯 这个改好了 谢谢!

thanks

学习了

IS the GDS and pg.v file is same?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top